 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| DS1312 Nonvolatile Controller with Lithium Battery Monitor www.dalsemi.com FEATURES Converts CMOS SRAM into nonvolatile memory Unconditionally write-protects SRAM when VCC is out of tolerance Automatically switches to battery backup supply when VCC power failure occurs Monitors voltage of a lithium cell and provides advanced warning of impending battery failure Signals low-battery condition on active low Battery Warning output signal Optional -5% or -10% power-fail detection Space-saving 8-pin DIP and SOIC packages Optional 16-pin SOIC and 20-pin TSSOP versions reset processor when power failure occurs and hold processor in reset during system power-up Industrial temperature range of -40C to +85C VCCO VBAT TOL GND PIN ASSIGNMENT 1 2 3 4 8 7 6 5 VCCI BW CEO CEI VCCO VBAT TOL GND 1 2 3 4 8 7 6 5 VCCI BW CEO CEI DS1312 8-Pin DIP (300-mil) NC VCCO NC VBAT NC TOL NC GND 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 NC VCCI RST NC BW CEO NC CEI DS1312S-2 8-Pin SOIC (150-mil) NC VCCO NC VBAT NC NC TOL NC NC GND 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 NC VCCI RST NC NC BW NC CEO NC CEI DS1312S 16-Pin SOIC (300-mil) DS1312E 20-Pin TSSOP PIN DESCRIPTION VCCI VCCO VBAT CEI CEO TOL BW RST GND NC - +5V Power Supply Input - SRAM Power Supply Output - Backup Battery Input - Chip Enable Input - Chip Enable Output - VCC Tolerance Select - Battery Warning Output (Open Drain) - Reset Output (Open Drain) - Ground - No Connection DESCRIPTION The DS1312 Nonvolatile Controller with Battery Monitor is a CMOS circuit which solves the application problem of converting CMOS RAM into nonvolatile memory. Incoming power is monitored for an outof-tolerance condition. When such a condition is detected, chip enable is inhibited to accomplish write protection and the battery is switched on to supply the RAM with uninterrupted power. Special circuitry uses a low-leakage CMOS process which affords precise voltage detection at extremely low battery consumption. 1 of 11 111999 DS1312 In addition to battery-backup support, the DS1312 performs the important function of monitoring the remaining capacity of the lithium battery and providing a warning before the battery reaches end-of-life. Because the open-circuit voltage of a lithium backup battery remains relatively constant over the majority of its life, accurate battery monitoring requires loaded-battery voltage measurement. The DS1312 performs such measurement by periodically comparing the voltage of the battery as it supports an internal resistive load with a carefully selected reference voltage. If the battery voltage falls below the reference voltage under such conditions, the battery will soon reach end-of-life. As a result, the Battery Warning pin is activated to signal the need for battery replacement. MEMORY BACKUP The DS1312 performs all the circuit functions required to provide battery-backup for an SRAM. First, the device provides a switch to direct power from the battery or the system power supply (VCCI). Whenever VCCI is less than the switch point VSW and VCCI is less than the battery voltage VBAT, the battery is switched in to provide backup power to the SRAM. This switch has voltage drop of less than 0.2 volts. Second, the DS1312 handles power failure detection and SRAM write-protection. VCCI is constantly monitored, and when the supply goes out of tolerance, a precision comparator detects power failure and inhibits chip enable output ( CEO ) in order to write-protect the SRAM. This is accomplished by holding CEO to within 0.2 volts of VCCO when VCCI is out of tolerance. If CEI is (active) low at the time that power failure is detected, the CEO signal is kept low until CEI is brought high again. Once CEI is brought high, CEO is taken high and held high until after VCCI has returned to its nominal voltage level. If CEI is not brought high by 1.5 s after power failure is detected, CEO is forced high at that time. This specific scheme for delaying write protection for up to 1.5 s guarantees that any memory access in progress when power failure occurs will complete properly. Power failure detection occurs in the range of 4.75 to 4.5 volts (5% tolerance) when the TOL pin is wired to GND or in the range of 4.5 to 4.25 volts (10% tolerance) when TOL is connected to VCCO. BATTERY VOLTAGE MONITORING The DS1312 automatically performs periodic battery voltage monitoring at a factory-programmed time interval of 24 hours. Such monitoring begins within tREC after VCCI rises above VCCTP, and is suspended when power failure occurs. After each 24-hour period (tBTCN) has elapsed, the DS1312 connects VBAT to an internal 1.2 M=test resistor (RINT) for one second (tBTPW). During this one second, if VBAT falls below the factoryprogrammed battery voltage trip point (VBTP), the battery warning output BW is asserted. While BW is active battery testing will be performed with period tBTCW to detect battery removal and replacement. Once asserted, BW remains active until the battery is physically removed and replaced by a fresh cell. The battery is still retested after each VCC power-up, however, even if BW was active on power-down. If the battery is found to be higher than VBTP during such testing, BW is deasserted and regular 24-hour testing resumes. BW has an open-drain output driver. Battery replacement following BW activation is normally done with VCCI nominal so that SRAM data is not lost. During battery replacement, the minimum time duration between old battery detachment and new battery attachment (tBDBA) must be met or BW will not deactivate following attachment of the new battery. Should BW not deactivate for this reason, the new battery can be detached for tBDBA and then reattached to clear BW . 2 of 11 DS1312 NOTE: The DS1312 cannot constantly monitor an attached battery because such monitoring would drastically reduce the life of the battery. As a result, the DS1312 only tests the battery for one second out of every 24 hours and does not monitor the battery in any way between tests. If a good battery (one that has not been previously flagged with BW ) is removed between battery tests, the DS1312 may not immediately sense the removal and may not activate BW until the next scheduled battery test. If a battery is then reattached to the DS1312, the battery may not be tested until the next scheduled test. NOTE: Battery monitoring is only a useful technique when testing can be done regularly over the entire life of a lithium battery. Because the DS1312 only performs battery monitoring when VCC is nominal, systems which are powered-down for excessively long periods can completely drain their lithium cells without receiving any advanced warning. To prevent such an occurrence, systems using the DS1312 battery monitoring feature should be powered-up periodically (at least once every few months) in order to perform battery testing. Furthermore, anytime BW is activated on the first battery test after a power-up, data integrity should be checked via checksum or other technique. POWER MONITORING DS1312S and DS1312E varieties have an additional reset pin. These varieties detect out-of-tolerance power supply conditions and warn a processor-based system of impending power failure. When VCCI falls below the trip point level defined by the TOL pin (VCCTP), the VCCI comparator activates the reset signal RST . Reset occurs in the range of 4.75 to 4.5 volts (5% tolerance) when the TOL pin is connected to GND or in the range of 4.5 to 4.25 volts (10% tolerance) when TOL is connected to VCCO. RST also serves as a power-on reset during power-up. After VCCI exceeds VCCTP, RST will be held active for 200 ms nominal (tRPU). This reset period is sufficiently long to prevent system operation during power-on transients and to allow tREC to expire. RST has an open-drain output driver. FRESHNESS SEAL MODE When the battery is first attached to the DS1312 without VCC power applied, the device does not immediately provide battery-backup power on VCCO. Only after VCCI exceeds VCCTP and later falls below both VSW and VBAT will the DS1312 leave Freshness Seal Mode and provide battery-backup power. This mode allows a battery to be attached during manufacturing but not used until after the system has been activated for the first time. As a result, no battery energy is drained during storage and shipping. 3 of 11 DS1312 FUNCTIONAL BLOCK DIAGRAM Figure 1 4 of 11 DS1312 ABSOLUTE MAXIMUM RATINGS* Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature * -0.5V to +7.0V -40C to +85C -55C to +125C 260C for 10 seconds This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. RECOMMENDED DC OPERATING CONDITIONS PARAMETER Supply Voltage TOL=GND Supply Voltage TOL=VCCO Battery Supply Voltage Logic 1 Input Logic 0 Input SYMBOL VCCI VCCI VBAT VIH VIL MIN 4.75 4.5 2.0 2.0 -0.3 TYP 5.0 5.0 MAX 5.5 5.5 6.0 VCCI+0.3 +0.8 (-40C to +85C) UNITS V V V V V NOTES 1 1 1 1, 12 1, 12 DC ELECTRICAL CHARACTERISTICS PARAMETER Operating Current (TTL inputs) Operating Current (CMOS inputs) RAM Supply Current (VCCO VCCI -0.2V) RAM Supply Current (VCCO VCCI -0.3V) VCC Trip Point (TOL=GND) VCC Trip Point (TOL=VCCO) VBAT Trip Point VCC/VBAT Switch Point Output Current @ 2.4V Output Current @ 0.4V Input Leakage Output Leakage Battery Monitoring Test Load SYMBOL ICC1 ICC2 ICCO1 ICCO1 VCCTP VCCTP VBTP VSW IOH IOL IIL ILO RINT 4.50 4.25 2.5 2.6 -1 -1.0 -1.0 0.8 MIN (-40C to +85C; VCCI >VCCTP) TYP 200 50 MAX 400 100 140 200 4.62 4.37 2.6 2.7 4.75 4.50 2.7 2.8 4 +1.0 +1.0 1.5 UNITS A A mA mA V V V V mA mA A A M NOTES 2 2, 5 3 4 1 1 1 1 7, 10 7, 10 1.2 DC ELECTRICAL CHARACTERISTICS (-40C to +85C; VCCI < VBAT; VCCI < VSW ) PARAMETER Battery Current Battery Backup Current Supply Voltage CEO Output SYMBOL IBAT ICCO2 VCCO VOHL MIN TYP MAX 100 500 UNITS nA A V V NOTES 2 6 1 1, 8 VBAT-0.2 VBAT-0.2 5 of 11 DS1312 CAPACITANCE PARAMETER Input Capacitance ( CEI , TOL) Output Capacitance ( CEO , BW , RST ) SYMBOL CIN COUT MIN TYP MAX 7 7 (tA =25C) UNITS pF pF NOTES AC ELECTRICAL CHARACTERISTICS PARAMETER CEI to CEO Propagation Delay CE Pulse Width VCC Valid to End of Write Protection VCC Valid to CEI Inactive VCC Valid to RST Inactive VCC Valid to BW Valid SYMBOL tPD tCE tREC tPU tRPU tBPU MIN (-40C to +85C; VCCI > VCCTP) TYP 5 12 MAX 10 1.5 125 2 350 1 UNITS ns s ms ms ms s NOTES 11 9 150 200 10 10 AC ELECTRICAL CHARACTERISTICS PARAMETER VCC Slew Rate VCC Fail Detect to RST Active VCC Slew Rate SYMBOL tF tRPD tR MIN 150 150 (-40C to +85C; VCCI < VCCTP) TYP 5 MAX 15 UNITS s s s NOTES 10 AC ELECTRICAL CHARACTERISTICS PARAMETER Battery Test to BW Active Battery Test Cycle-Normal Battery Test Cycle-Warning Battery Test Pulse Width Battery Detach to Battery Attach Battery Attach to BW Inactive SYMBOL tBW tBTCN tBTCW tBTPW tBDBA tBABW MIN (-40C to +85C; VCCI > VCCTP) TYP 24 5 1 7 1 MAX 1 UNITS s hr s s s s NOTES 10 10 6 of 11 DS1312 TIMING DIAGRAM: POWER-UP NOTE: If VBAT < VSW, VCCO will begin to slew with VCCI when VCCI = VBAT. 7 of 11 DS1312 TIMING DIAGRAM: POWER-DOWN NOTE: If VBAT < VSW, VCCO will slew down with VCCI until VCCI = VBAT. 8 of 11 DS1312 TIMING DIAGRAM: BATTERY WARNING DETECTION NOTE: tBW is measured from the expiration of the internal timer to the activation of the battery warning output BW . TIMING DIAGRAM: BATTERY REPLACEMENT 9 of 11 DS1312 NOTES: 1. All voltages referenced to ground. 2. Measured with outputs open circuited. 3. ICCO1 is the maximum average load which the DS1312 can supply to attached memories at VCCO > VCCI -0.2V. 4. ICCO1 is the maximum average load which the DS1312 can supply to attached memories at VCCO > VCCI -0.3V. 5. All inputs within 0.3V of ground or VCCI. 6. ICCO2 is the maximum average load current which the DS1312 can supply to the memories in the battery backup mode. 7. Measured with a load as shown in Figure 2. 8. Chip Enable Output CEO can only sustain leakage current in the battery backup mode. 9. CEO will be held high for a time equal to tREC after VCCI crosses VCCTP on power-up. 10. BW and RST are open-drain outputs and, as such, cannot source current. External pull-up resistors should be connected to these pins for proper operation. Both BW and RST can sink 10 mA. 11. tCE maximum must be met to ensure data integrity on power-down. 12. In battery-backup mode, inputs must never be below ground or above VCCO. 13. The DS1312 is recognized by Underwriters Laboratory (U.L.(R)) under file E99151. DC TEST CONDITIONS Outputs Open All voltages are referenced to ground AC TEST CONDITIONS Output Load: See below Input Pulse Levels: 0 - 3.0V Timing Measurement Reference Levels Input: 1.5V Output: 1.5V Input pulse Rise and Fall Times: 5 ns OUTPUT LOAD Figure 2 10 of 11 DS1312 DATA SHEET REVISION SUMMARY The following represent the key differences between 12/16/96 and 06/12/97 version of the DS1312 data sheet. Please review this summary carefully. 1. Changed VBAT max to 6V 2. Changed tBABW from 75 to 1s max 3. Changed block diagram to show UL compliance The following represent the key differences between 06/12/97 and 08/29/97 version of the DS1312 data sheet. Please review this summary carefully. 1. Changed AC test conditions The following represent the key differences between 08/29/97 and 12/16/97 version of the DS1312 data sheet. Please review this summary carefully. 1. Specified Input Capacitance as being only for CEI , TOL and output capacitance as being only for CEO , BW and RST . This is not a change but rather a clarification. 2. Add note 13 describing UL recognition. 11 of 11 |
Price & Availability of DS1312
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |